Embedded microprocessor cores are increasingly being used in embedded and mobile devices. The sofnvare running on these embedded microprocessor cores is ofien a priori known, thus, there is an opportunity for customizing the cache subsystem for improved perforpnce. In this work, we propose an efticient algorithm fo directly compute cache parameters satisfiing desired performance criteria. Our approach avoids simulation and exhaustive exploration, and, instead, relies on an exact algorithmic approach. We demonstrate the feasibility of our algorithm by applying i f to a large number of embedded system benchmark.
INTRODUCTION
The growing demand for embedded computing platforms, mobile systems. general-purpose handheld devices, and dedicated servers coupled with shrinking time-to-market windows are leading to new core-based system-on-a-chip (SOC) architectures . This is primarily due to the fact that microprocessors are easy to program using well evolved programming languages and compiler tool chains, provide high degree of functional flexibility, allow for short product design cycles. and ultimately result in low engineering and unit costs. However, due to continued increase in system complexity of these systems and devices, the performance of such embedded processors is becoming a vital design concern. The use of data and instruction caches bas been a major factor in improving processing speed of today's microprocessors. Generally, a well-tuned cache hierarchy and organization would eliminate the time overhead of fetching instruction and data words from the main memory, which in most cases resides off-chip and requires power costly communication over the system bus that crosses chip boundaries.
lot of attention from the research community [91 [3] [10]. This is in part due to the large performance gained by tuning caches to the application set of these systems. The kinds of cache parameters explored by researchers include deciding the size of a cache line (a.k.a., cache block), selecting the degree of associativity, adjusting the total cache size, and selecting appropriate control policies such as write-back and replacement procedures. These techniques, typically, improve cache performance, in terms of miss reduction, at the expense of silicon area, clock latency, or energy.
Traditionally, a design-simulate-analyze methodology is used to achieve optimal cache performance [15][12][131. In one approach, all possible cache configurations are exhaustively simulated, using a cache simulator, to find the optimal solution. When the design space is too large, an iterative heuristic is used instead. Here, to bootstrap the process, arbitrary cache parameters are selected, the cache sub-system is simulated using a cache simulator, cache parameters are tuned based on performance results, and the process is repeated until an acceptable design is obtained.
Central to the design-simulate-analyze methodology is the ability to quickly simulate the cache. Specifically, cache simulation takes as input a trace of memory references generated by the application. In some of the efforts. speedup is achieved by stripping the original trace to a provably identical (from a performance point of view) but shorter trace [161[8] . In time taken to obtain cache performance metrics for a given cache configuration, they do not solve the problem of design space exploration in general. This is primarily due to the fact that the cache design space is too large. Figure l(a) depicts the traditional approach to cache design space exploration.
Our approach uses an analytical model of the cache combined with an algorithm to directly and efficiently compute a cache configuration meeting designers' performance constraints. Figure l(b) depicts our proposed analytical approach to cache design space exploration. In our approach, we consider a design space that is formed by varying cache size and degree of associativity. In addition to the trace file, our algorithm takes as input the design constraint in the form of the number of desired cache misses. The output of the algorithm is a set of cache instances that meet the constraint.
The remainder of this paper is organized as follows. In Section 2, we outline our technical approach and introduce our data structures and algorithm. In Section 3, we present our experiments and show our results. In Section 4, we conclude with some final remarks and future direction of research.
TECHNICAL APPROACH

Overview
In the following approach, we consider a design space that is obtained by varying caches depth D and the degree of associativity A . Cache depth D gives the number of rows in the cache. In other words, log,(D) gives the bit-width of the index portion of the memory address. Degree of associativity A is the amount of storage available to accommodate datdinstruction words mapping to the same cache row (a.k.a., cache block). Our objective is to obtain a set of optimal cache pairs (D, A) for a given number K of desired cache misses. Note that by using the cache depth D, degree of associativity A , and line size LJiz,, we obtain the total cache size by computing DXA%.~~~,. Also, note that the K desired caches misses are assumed to be those beyond the cold misses, as cold misses cannot be avoided.
In our approach, we do not consider the cache row size as a varying parameter. In part, our decision is due to the fact that a change in the cache row size would require redesign of processor memory interface, bus architecture, main memory controller, as well as main memory organization. Thus, changing of cache row size requires a more encompassing design space exploration. Likewise, we'have assumed fixed least recently used replacement and witeback policies, as these are common and often optimal choices.
Our approach 'can be divided into three phases, the pre-processing phase, the main processing phase and the post-processing phase. During the pre-processing phase, we read the trace file and construct a binary-tree data structure, called the Binary Cache Allocation Tree BCAT. In the main processing phase, we compute the Miss Table MT during a depth first traversal of the BCAT. In the postprocessing phase, we generate the optimal cache pairs (D, A), which are guaranteed to result in a miss rate of less than K. A block diagram of our analytical approach is shown in Figure 2 . We next describe in detail the three phases of our algorithm and the associated data structures.
Pre-Processing Phase
Recall that a trace of N instructioddata memory references is obtained after simulating the target application on a processor whose cache is being optimized. We reduce this trace into a set of N unique references, where N S V . In other words, the original trace contained repetitions of these N memory references. As part of a running example, consider the trace shown in Table 1 and the stripped version shown in Table 2 . In this example, the trace contains N=IO 4-bit references. Of those, there are N = 5 unique references. We have assigned a numeric identifier to each of the unique references as shown in Table 2 . (At times, we may simply refer to a particular reference using its numeric identifier.) Next we describe the BCAT data structure.
A BCAT data structure fully captures how references are mapped onto a cache of any possible organization. Prior to The complete BCAT data structure of the running example is shown in Figure 3 .
Associated with each node, we maintain a trace, called the Relevant Trace Set RTS. The RTS of a node is a subset of the RTS of its parent node containing only the references mapped onto the current node. For the root, RTS is the original trace. For other nodes, RTS is created dynamically during the main processing phase. (See Algorithm 7.)
Main Processing Phase
In the main processing phase, we build up the Miss Table   MT data structure by processing each node as it is encountered in a depth first traversal of the BCAT tree.
The MT data structure maintains, for each level L of the BCAT, the number of misses for every associativity being considered, i.e., A = l to A=Am. Note that each level of the tree corresponds to a particular cache depth D=2L. For example, level one of the tree (root being level zero) corresponds to a cache of depth two. Also, the maximum associativity at a given level, which results in no misses, can be calculated by setting A to the maximum cardinality of all nodes in the BCAT at that level. An entry MTLA gives the number of misses at level L (i.e., depth D=ZL) for associativity A. Far example, MT3,,=15 means a cache of dept 0=23=8 with associativity A=2 will result in 15 misses. The complete MT data structure for OUT running example is shown in Table 4 . Table 1 , the zerolone sets are given in Table 3 . Next, the zero/one sets are used to construct the BCAT tree. We use these sets because the set intersection operation nicely defines how references are allocated to each cache location. For example, in a cache of depth 4 (i.e., 4 rows), using Bo and B , as the index bits, we can compute the following cross intersections:
&=Z,nZ,=(2,5 I, L,,=&nO,=( 31, Llu=OunZl=[ ), and Lll=OonO1=( 1,4].
Here sets &, Lol, Llo, and LII contain the reference identifiers mapped onto the 4 cache slots. Likewise, for a cache of depth 8, using an additional index bit B2, we cross intersect each of these 4 sets with Z2 and O2 to obtain the 8 new sets and so on. The new sets form the nodes of our binary tree. We stop growing the tree further down when we reach a set with cardinality less than 2. Algorithm 1 and Algorithm 2 recursively build a BCAT data structure as described here. The MT data structure is built using Algorithm 3. MRCT data structure associated with the root node of the running example is shown in Table 5 . Here, the reference "1011" has 3 occurrences. The first occurrence of "1011" is ignored as it will always be a cold miss. The second occurrence of "1011" can potentially he a miss due to a conflict with references "1 loo", "01 IO", or "001 I" (i.e., the element MRCT,,I=3). The last occurrence of "101 1" can potentially be a miss due to a conflict with references "0100, "1 100". or "001 1" (i.e., the element MRCTl,2=3). So, the conflict vector for reference "101 1" contains two elements, namely (3,3). Algorithm 5 builds the MRCT data structure as described above. 
Postlude Phase
During the last phase of the algorithm, we read the MT data structure and output a set of cache depth and associativity pairs that satisfy the desired performance in terms of the number of cache misses, as shown in Algorithm 8. In Algorithm 8, for depths (number of rows) equal to 1, 2, 4, etc. we print the optimal caches having the smallest degree of associativity to guarantee no more misses than the desired value K .
Time Complexity
For time complexity analysis, we use the size of the trace N and the number of unique references N as the input parameters. We note that in most cases, N ' is much smaller than N. Moreover, log(") is bounded by the width of the memory references (i.e., processor data-path), which is typically 32 or 64. We have shown the time complexity of each part of the algorithm in Figure 2 , as explained next.
The average time taken to strip the trace amounts to sorting the references and thus is O (Nxlog(N') ).
The average time taken to build the BCAT data structure is O (N'xlog(N')) . At the root, we processes one node by looking at the N' unique references at a cost of O( Ix"), at level one, we process two nodes by looking at "12 unique references at a cost of 0 ( 2 x " / 2 ) , at level two, we process four nodes by looking at N'/4 unique references at a cost of 0(4x"/4), etc. In general, at each level of the tree, the computation is bounded by O ( N ' ) . Since the number of nodes in the tree is O(N') it follows that the depth of the is O (log(N') ). Combining these, we obtain O (N'xiog(N') ).
The average time taken to build the MT data structure is O (NxN'xlog(N') ) which is dominated by the computation involved in building the MRCTs of each node in BCAT. At the root, we process one node for which we compute the RTS data structure (taking O(N)) followed by the MRCT, which involves one pass over the RTS for each unique reference occurring at that node, (taking O ( N x N ' ) ) . At the next level, we process two nodes for which we compute the RTS data structure (taking O(2xN/2)) followed by the MRCT, which involves one pass over the RTS for each unique reference occurring at that node, (taking 0 ( 2 x N / 2 x N ' / 2 ) ) , and so on for the remaining levels. In general. at each level of the tree, the computation is bounded by O(NxN'). Since the number of nodes in the tree is O ( N ' ) it follows that the depth of the tree is O(log(N')). Combining these, we obtain O(Nx"xlog(N')).
Finally, the post-processing phase of the algorithm takes constant time to output the cache instances. Overall, the presented technique takes O(Nx"xlog(N')) step to execute.
Final Remarks
The data structure and algorithms described above are presented in a manner to illustrate the logic and intuition behind our analytical cache optimization technique. Here, we comment on issues to be considered in an actual implementation (such as the one used to obtain the results in our experiments section).
Stripping of a trace can be improved substantially by using a hash-table structure to keep track of unique reference.
Moreover, the building of the MRCT data structure can he performed during the stripping of the trace with no additional added time complexity if a hash-table is used. The extensive use of sets in our technique is due to the fact that sets are efficient to represent, store, and manipulate on a computer system using bit vectors. In addition, the use of sets allows for execution of the algorithm on a cluster of machines by utilizing a distributed set library, enabling the processing of very large trace files.
The implementation of Algorithm 1 and Algorithm 7 can be combined. Specifically, the BCAT does not need to he calculated in its entirety. Instead, a depth first traversal of the tree can be performed to reduce memory usage. Further, the data structures associated with each node can be deleted, after the node has been processed.
EXPERIMENTS
For our experiments, we have used 14 typical embedded system applications that are part of the Powerstone benchmark applications [I] . We first compiled and executed the benchmark applications on a MIPS R3000 simulator. Our processor simulator is instrumented to output instructioddata memory reference traces. The size of the traces N , the number o f unique references N , and the execution time of our algorithm are reoorted for datdinstruction traces in Table 6 /Tahle 7. We have ran these traces through our analytical algorithm
for various values of desired number of cache misses K .
Specifically, we have set K to one of I%, 2%, 3%. and 4% cache misses. For brevity, we have presented the optimal cache instances for only one of the benchmarks, namely the data trace of adpcm in Table 8 . The correctness of the proposed approach has been verified by subsequent cache simulation.
In this table, the inner entries are the degree of associativity A necessary to ensurc the desired number of cache misses.
For example, if 2% cache misses are allowed, a two-way set associative cache of depth 1024 would suffice.
Our algorithm was executed on a Pentium Ill processor running at 1.0 GHz with 256 MB of memory. The average time taken to produce results for data and instruction traces is shown in the last column of tables Table 6 and Table 7 .
In Figure 4 we have plotted the average measured time taken to produce results along with the analytical time complexity computed as NxN'xlog(N') on a logarithmic scale. We note that the pattem of the plots match. 
